




**JEDNOČIPOVÉ  
MIKROPOČÍTAČE**


**ONE-CHIP MICROCOMPUTERS  
(MICROCONTROLLERS)**


# RODINA x51






I <sub>CC</sub>	Power Supply Current:		
	Active Mode		
	at 12 MHz (Figure 5)	30	mA
	at 16 MHz	38	mA
	at 24 MHz	56	mA
	at 33 MHz (8XC5X-33)	56	mA
	Idle Mode		
	at 12 MHz (Figure 5)	7.5	mA
	at 16 MHz	9.5	mA
	at 24 MHz	13.5	mA
at 33 MHz (8XC5X-33)	15	mA	
Power Down Mode	75	μA	
8XC5X-33	50	μA	













7F	General Purpose	
30 2F	Bit Addressable	
1F 18	R7 ⋮ R0	Bank 3
17 10	R7 ⋮ R0	Bank 2
0F 08	R7 ⋮ R0	Bank 1
07 06 05 04 03 02 01 00	R7 R6 R5 R4 R3 R2 R1 R0	Bank 0









<b>Interrupt Source</b>	<b>Starting Address</b>
External Request 0	3 (0003 H)
Internal Timer/Counter 0	11 (000B H)
External Request 1	19 (0013 H)
Internal Timer/Counter 1	27 (001B H)
Internal Serial Port	35 (0023 H)

**INC, DEC, CPL,  
JBC, CJNE,  
DJNZ, ANL,  
ORL, XRL**

READ (READ-MODIFY-WRITE)


WRITE PULSE  
BUS CYCLE  
TIMING


READ  
(NON READ-MODIFY-WRITE)




+5V

PORT 1,2,3  
~ 30 kOhm






Program Memory Read Cycle Timing



**Data Memory Cycle Timing**





**Data Memory Cycle Timing**

## Instructions that Affect Flag Settings

Instruction	Flag			Instruction
	C	OV	AC	
ADD	X	X	X	CLR C
ADDC	X	X	X	CPL C
SUBB	X	X	X	ANL C,bit
MUL	O	X		ANL C,/bit
DIV	O	X		ORL C,bit
DA	X			ORL C,/bit
RRC	X			MOV C,bit
RLC	X			CJNE
SETB C	1			



## The Instruction Set and Addressing Modes

<b>R<sub>n</sub></b>	Register R7-R0 of the currently selected Register Bank.
<b>direct</b>	8-bit internal data location's address. This could be an Internal Data RAM location (0-127) or a S port, control register, status register, etc. (128-255)].
<b>@R<sub>i</sub></b>	8-bit internal data RAM location (0-255) addressed indirectly through register R1 or R0.
<b>#data</b>	8-bit constant included in instruction.
<b>#data 16</b>	16-bit constant included in instruction.
<b>addr 16</b>	16-bit destination address. Used by LCALL and LJMP. A branch can be anywhere within the 64K Memory address space.
<b>addr 11</b>	11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2K by program memory as the first byte of the following instruction.
<b>rel</b>	Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is - bytes relative to first byte of the following instruction.
<b>bit</b>	Direct Addressed bit in Internal Data RAM or Special Function Register.

## ARITHMETIC OPERATIONS

ADD	A,R <sub>n</sub>	Add register to Accumulator	1
ADD	A,direct	Add direct byte to Accumulator	2
ADD	A,@R <sub>i</sub>	Add indirect RAM to Accumulator	1
ADD	A,#data	Add immediate data to Accumulator	2
ADDC SUBB	A,R <sub>n</sub>	Add register to Accumulator with Carry	1
ADDC SUBB	A,direct	Add direct byte to Accumulator with Carry	2
ADDC SUBB	A,@R <sub>i</sub>	Add indirect RAM to Accumulator with Carry	1
ADDC SUBB	A,#data	Add immediate data to Acc with Carry	2

INC	A	Increment Accumulator	1
INC	$R_n$	Increment register	1
INC	direct	Increment direct byte	2
INC	@ $R_i$	Increment direct RAM	1
DEC	A	Decrement Accumulator	1
DEC	$R_n$	Decrement Register	1
DEC	direct	Decrement direct byte	2
DEC	@ $R_i$	Decrement indirect RAM	1
INC	DPTR	Increment Data Pointer	1
MUL	AB	Multiply A & B	1
DIV	AB	Divide A by B	1
DA	A	Decimal Adjust Accumulator	1

## LOGICAL OPERATIONS

ANL ORL XRL	A, R <sub>n</sub>	AND Register to Accumulator	1
ANL	A, direct	AND direct byte to Accumulator	2
ANL	A, @R <sub>i</sub>	AND indirect RAM to Accumulator	1
ANL	A, #data	AND immediate data to Accumulator	2
ANL	direct, A	AND Accumulator to direct byte	2
ANL	direct, #data	AND immediate data to direct byte	3

CLR	A	Clear Accumulator	1
CPL	A	Complement Accumulator	1
RL	A	Rotate Accumulator Left	1
RLC	A	Rotate Accumulator Left through the Carry	1
RR	A	Rotate Accumulator Right	1
RRC	A	Rotate Accumulator Right through the Carry	1
SWAP	A	Swap nibbles within the Accumulator	1



## DATA TRANSFER

MOV	A,R <sub>n</sub>	Move register to Accumulator	1
MOV	A,direct	Move direct byte to Accumulator	2
MOV	A,@R <sub>i</sub>	Move indirect RAM to Accumulator	1
MOV	A,#data	Move immediate data to Accumulator	2
MOV	R <sub>n</sub> ,A	Move Accumulator to register	1
MOV	R <sub>n</sub> ,direct	Move direct byte to register	2
MOV	R <sub>n</sub> ,#data	Move immediate data to register	2

MOV	direct,A	Move Accumulator to direct byte	2
MOV	direct,R <sub>n</sub>	Move register to direct byte	2
MOV	direct,direct	Move direct byte to direct	3
MOV	direct,@R <sub>i</sub>	Move indirect RAM to direct byte	2
MOV	direct,#data	Move immediate data to direct byte	3
MOV	@R <sub>i</sub> ,A	Move Accumulator to indirect RAM	1
MOV	@R <sub>i</sub> ,direct	Move direct byte to indirect RAM	2
MOV	@R <sub>i</sub> ,#data	Move immediate data to indirect RAM	2

MOV	DPTR,#data16	Load Data Pointer with a 16-bit constant	3
MOVC	A,@A+DPTR	Move Code byte relative to DPTR to Acc	1
MOVC	A,@A+PC	Move Code byte relative to PC to Acc	1
MOVX	A,@R <sub>i</sub>	Move External RAM (8-bit addr) to Acc	1
MOVX	A,@DPTR	Move External RAM (16-bit addr) to Acc	1
MOVX	@R <sub>i</sub> ,A	Move Acc to External RAM (8-bit addr)	1



MOVX	@DPTR,A	Move Acc to External RAM (16-bit addr)	1
PUSH	direct	Push direct byte onto stack	2
POP	direct	Pop direct byte from stack	2
XCH	A,R <sub>n</sub>	Exchange register with Accumulator	1
XCH	A,direct	Exchange direct byte with Accumulator	2
XCH	A,@R <sub>i</sub>	Exchange indirect RAM with Accumulator	1
XCHD	A,@R <sub>i</sub>	Exchange low-order Digit indirect RAM with Acc	1

## BOOLEAN VARIABLE MANIPULATION

CLR	C	Clear Carry	1
CLR	bit	Clear direct bit	2
SETB	C	Set Carry	1
SETB	bit	Set direct bit	2
CPL	C	Complement Carry	1
CPL	bit	Complement direct bit	2
ANL	C,bit	AND direct bit to CARRY	2
ANL	C,/bit	AND complement of direct bit to Carry	2

ORL	C,bit	OR direct bit to Carry	2
ORL	C,/bit	OR complement of direct bit to Carry	2
MOV	C,bit	Move direct bit to Carry	2
MOV	bit,C	Move Carry to direct bit	2
JC	rel	Jump if Carry is set	2
JNC	rel	Jump if Carry not set	2
JB	bit,rel	Jump if direct Bit is set	3
JNB	bit,rel	Jump if direct Bit is Not set	3
JBC	bit,rel	Jump if direct Bit is set & clear bit	3

## PROGRAM BRANCHING

ACALL	addr11	Absolute Subroutine Call	2
LCALL	addr16	Long Subroutine Call	3
RET		Return from Subroutine	1
RETI		Return from interrupt	1
AJMP	addr11	Absolute Jump	2
LJMP	addr16	Long Jump	3
SJMP	rel	Short Jump (relative addr)	2
JMP	@A+DPTR	Jump indirect relative to the DPTR	1

JZ	rel	Jump if Accumulator is Zero	2
JNZ	rel	Jump if Accumulator is Not Zero	2
CJNE	A,direct,rel	Compare direct byte to Acc and Jump if Not Equal	3
CJNE	A,#data,rel	Compare immediate to Acc and Jump if Not Equal	3



CJNE	$R_n, \#data, rel$	Compare immediate to register and Jump if Not Equal	3
CJNE	$@R_i, \#data, rel$	Compare immediate to indirect and Jump if Not Equal	3
DJNZ	$R_n, rel$	Decrement register and Jump if Not Zero	2
DJNZ	direct, rel	Decrement direct byte and Jump if Not Zero	3
NOP		No Operation	1